•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage

Author:
Nakata, Sho
,
Hanazono, Hiroki
,
Makino, Hiroaki
,
Morimura, Hiroki
,
Miyama, Masayuki
,
Matsuda, Yuuki
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TVLSI.2013.2247642
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/956349
Keyword(s): SRAM chips,circuit noise,flip-flops,low-power electronics,BL capacitance,DNM,adiabatic change,dynamic noise margin,flip-flop,left access transistor,read noise margin,shared reading port,single-bit-line SRAM circuit,static RAM circuit,time-wise change,word line voltage,Adiabatic,low power,read noise margin (RNM)
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage

Show full item record

contributor authorNakata, Sho
contributor authorHanazono, Hiroki
contributor authorMakino, Hiroaki
contributor authorMorimura, Hiroki
contributor authorMiyama, Masayuki
contributor authorMatsuda, Yuuki
date accessioned2020-03-12T18:22:32Z
date available2020-03-12T18:22:32Z
date issued2014
identifier issn1063-8210
identifier other6490418.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/956349
formatgeneral
languageEnglish
publisherIEEE
titleIncrease in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage
typeJournal Paper
contenttypeMetadata Only
identifier padid7988357
subject keywordsSRAM chips
subject keywordscircuit noise
subject keywordsflip-flops
subject keywordslow-power electronics
subject keywordsBL capacitance
subject keywordsDNM
subject keywordsadiabatic change
subject keywordsdynamic noise margin
subject keywordsflip-flop
subject keywordsleft access transistor
subject keywordsread noise margin
subject keywordsshared reading port
subject keywordssingle-bit-line SRAM circuit
subject keywordsstatic RAM circuit
subject keywordstime-wise change
subject keywordsword line voltage
subject keywordsAdiabatic
subject keywordslow power
subject keywordsread noise margin (RNM)
identifier doi10.1109/TVLSI.2013.2247642
journal titleVery Large Scale Integration (VLSI) Systems, IEEE Transactions on
journal volume22
journal issue3
filesize1713490
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace