•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning

Author:
Shi-Yu Huang
,
Li-Ren Huang
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/MDAT.2014.2335152
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/1137947
Keyword(s): integrated circuit manufacture,integrated circuit testing,phase locked loops,three-dimensional integrated circuits,timing circuits,PLL-assisted timing circuit,fault leakage,process-insensitive TSV leakage binning capability,production-worthy manufacturing process,through silicon vias technology,Delays,Generators,Leakage currents,Phase locked loops,Synchronization,Through-silicon vias,Timing
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning

Show full item record

contributor authorShi-Yu Huang
contributor authorLi-Ren Huang
date accessioned2020-03-13T00:11:59Z
date available2020-03-13T00:11:59Z
date issued2014
identifier issn2168-2356
identifier other6847684.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/1137947?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titlePLL-Assisted Timing Circuit for Accurate TSV Leakage Binning
typeJournal Paper
contenttypeMetadata Only
identifier padid8319935
subject keywordsintegrated circuit manufacture
subject keywordsintegrated circuit testing
subject keywordsphase locked loops
subject keywordsthree-dimensional integrated circuits
subject keywordstiming circuits
subject keywordsPLL-assisted timing circuit
subject keywordsfault leakage
subject keywordsprocess-insensitive TSV leakage binning capability
subject keywordsproduction-worthy manufacturing process
subject keywordsthrough silicon vias technology
subject keywordsDelays
subject keywordsGenerators
subject keywordsLeakage currents
subject keywordsPhase locked loops
subject keywordsSynchronization
subject keywordsThrough-silicon vias
subject keywordsTiming
identifier doi10.1109/MDAT.2014.2335152
journal titleDesign & Test, IEEE
journal volume31
journal issue4
filesize813358
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace