| date accessioned | 2020-03-12T20:46:10Z | |
| date available | 2020-03-12T20:46:10Z | |
| date issued | 2014 | |
| identifier other | 6905135.pdf | |
| identifier uri | https://libsearch.um.ac.ir:443/fum/handle/fum/1024790?show=full | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | Parallelization of double higher order FEM and MoM techniques | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8149760 | |
| subject keywords | Monte Carlo methods | |
| subject keywords | delays | |
| subject keywords | flip-flops | |
| subject keywords | logic design | |
| subject keywords | logic gates | |
| subject keywords | low-power electronics | |
| subject keywords | Monte Carlo analysis | |
| subject keywords | VLSI chip | |
| subject keywords | clock driver | |
| subject keywords | clocked inverter | |
| subject keywords | low voltage operation | |
| subject keywords | operation failure | |
| subject keywords | post layout simulation | |
| subject keywords | process variation tolerant D-flip-flops | |
| subject keywords | process variation tolerant design | |
| subject keywords | timing failure | |
| subject keywords | within-die random variation | |
| subject keywords | Clocks | |
| subject keywords | Delays | |
| subject keywords | Inverters | |
| subject keywords | Latches | |
| subject keywords | Monte Carlo methods | |
| subject keywords | Threshold voltage | |
| subject keywords | Transistors | |
| identifier doi | 10.1109/SOCC.2014.6948897 | |
| journal title | ntennas and Propagation Society International Symposium (APSURSI), 2014 IEEE | |
| filesize | 537608 | |
| citations | 0 | |
| contributor rawauthor | Manic, A.B. , Chobanyan, E. , Notaros, B.M. , Ilic, M.M. | |