•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Parallelization of double higher order FEM and MoM techniques

Author:
Manic, A.B. , Chobanyan, E. , Notaros, B.M. , Ilic, M.M.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/SOCC.2014.6948897
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/1024790
Keyword(s): Monte Carlo methods,delays,flip-flops,logic design,logic gates,low-power electronics,Monte Carlo analysis,VLSI chip,clock driver,clocked inverter,low voltage operation,operation failure,post layout simulation,process variation tolerant D-flip-flops,process variation tolerant design,timing failure,within-die random variation,Clocks,Delays,Inverters,Latches,Monte Carlo methods,Threshold voltage,Transistors
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Parallelization of double higher order FEM and MoM techniques

Show full item record

date accessioned2020-03-12T20:46:10Z
date available2020-03-12T20:46:10Z
date issued2014
identifier other6905135.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/1024790
formatgeneral
languageEnglish
publisherIEEE
titleParallelization of double higher order FEM and MoM techniques
typeConference Paper
contenttypeMetadata Only
identifier padid8149760
subject keywordsMonte Carlo methods
subject keywordsdelays
subject keywordsflip-flops
subject keywordslogic design
subject keywordslogic gates
subject keywordslow-power electronics
subject keywordsMonte Carlo analysis
subject keywordsVLSI chip
subject keywordsclock driver
subject keywordsclocked inverter
subject keywordslow voltage operation
subject keywordsoperation failure
subject keywordspost layout simulation
subject keywordsprocess variation tolerant D-flip-flops
subject keywordsprocess variation tolerant design
subject keywordstiming failure
subject keywordswithin-die random variation
subject keywordsClocks
subject keywordsDelays
subject keywordsInverters
subject keywordsLatches
subject keywordsMonte Carlo methods
subject keywordsThreshold voltage
subject keywordsTransistors
identifier doi10.1109/SOCC.2014.6948897
journal titlentennas and Propagation Society International Symposium (APSURSI), 2014 IEEE
filesize537608
citations0
contributor rawauthorManic, A.B. , Chobanyan, E. , Notaros, B.M. , Ilic, M.M.
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace