Design and FPGA Implementation of High-Speed, Fixed-Latency Serial Transceivers

نویسنده:
, ,
ناشر:
سال
: 2014
شناسه الکترونیک: 10.1109/TNS.2013.2296301
کلیدواژه(گان): clocks,field programmable gate arrays,transceivers,tuning,SerDes transceivers,Xilinx Virtex 5 FPGA,changeable delay tuning,dynamic clock phase shifting,field programmable gate arrays,fixed-latency serial links,fixed-latency serial transceivers,reset-relock process,roulette approach,serializer-deserializer chips,Clocks,Delays,Field programmable gate arrays,Phase locked loops,Receivers,Transceivers,Tuning,Changeable delay tuning,FPGA,SerDes transceiver,dynamic clock phase s
کالکشن :
  • نمایش متادیتا
  • آمار بازدید