•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems

Author:
Castellana, V.G. , Tumeo, A. , Ferrandi, F.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/CICC.2014.6946092
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/985792
Keyword(s): MOSFET,SRAM chips,logic circuits,oscillators,process monitoring,semiconductor device testing,NMOS,SOC designs,SRAM read current variability,body bias based process corner correction,corner skew lots,die as-fabricated process corners,digital circuits,digital outputs,embedded microprocessors,integrated blocks,logic circuits,logic ring oscillators,on-die PMOS,parametric yield correction,power correction,process monitors,size 55 nm,Current measurement,Delays,MOS devices,Mir
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems

Show full item record

contributor authorCastellana, V.G. , Tumeo, A. , Ferrandi, F.
date accessioned2020-03-12T19:40:33Z
date available2020-03-12T19:40:33Z
date issued2014
identifier other6800393.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/985792
formatgeneral
languageEnglish
publisherIEEE
titleAn adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems
typeConference Paper
contenttypeMetadata Only
identifier padid8101490
subject keywordsMOSFET
subject keywordsSRAM chips
subject keywordslogic circuits
subject keywordsoscillators
subject keywordsprocess monitoring
subject keywordssemiconductor device testing
subject keywordsNMOS
subject keywordsSOC designs
subject keywordsSRAM read current variability
subject keywordsbody bias based process corner correction
subject keywordscorner skew lots
subject keywordsdie as-fabricated process corners
subject keywordsdigital circuits
subject keywordsdigital outputs
subject keywordsembedded microprocessors
subject keywordsintegrated blocks
subject keywordslogic circuits
subject keywordslogic ring oscillators
subject keywordson-die PMOS
subject keywordsparametric yield correction
subject keywordspower correction
subject keywordsprocess monitors
subject keywordssize 55 nm
subject keywordsCurrent measurement
subject keywordsDelays
subject keywordsMOS devices
subject keywordsMir
identifier doi10.1109/CICC.2014.6946092
journal titleesign, Automation and Test in Europe Conference and Exhibition (DATE), 2014
filesize227751
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace