•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Automated State Machine and Timing Characteristic Extraction for RSFQ Circuits

Author:
Muller, Louis C.
,
Fourie, Coenrad J.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TASC.2013.2284834
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/961345
Keyword(s): logic circuits,logic design,optimisation,HDL level,Josephson junction level,RSFQ logic design,SPICE netlist,automated extraction,automated state machine,circuit SPICE representation,circuit yield analysis,hardware description language implementation,optimization algorithms,rapid single-flux-quantum digital logic circuits,state machine extraction method,state machine representations,test benches,timing characteristic extraction,timing characteristics,timing characterization,De
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Automated State Machine and Timing Characteristic Extraction for RSFQ Circuits

Show full item record

contributor authorMuller, Louis C.
contributor authorFourie, Coenrad J.
date accessioned2020-03-12T18:31:26Z
date available2020-03-12T18:31:26Z
date issued2014
identifier issn1051-8223
identifier other6651715.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/961345
formatgeneral
languageEnglish
publisherIEEE
titleAutomated State Machine and Timing Characteristic Extraction for RSFQ Circuits
typeJournal Paper
contenttypeMetadata Only
identifier padid7994124
subject keywordslogic circuits
subject keywordslogic design
subject keywordsoptimisation
subject keywordsHDL level
subject keywordsJosephson junction level
subject keywordsRSFQ logic design
subject keywordsSPICE netlist
subject keywordsautomated extraction
subject keywordsautomated state machine
subject keywordscircuit SPICE representation
subject keywordscircuit yield analysis
subject keywordshardware description language implementation
subject keywordsoptimization algorithms
subject keywordsrapid single-flux-quantum digital logic circuits
subject keywordsstate machine extraction method
subject keywordsstate machine representations
subject keywordstest benches
subject keywordstiming characteristic extraction
subject keywordstiming characteristics
subject keywordstiming characterization
subject keywordsDe
identifier doi10.1109/TASC.2013.2284834
journal titleApplied Superconductivity, IEEE Transactions on
journal volume24
journal issue1
filesize801537
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace