•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Application-Adaptive Guardbanding to Mitigate Static and Dynamic Variability

Author:
Rahimi, Azar
,
Benini, Luca
,
Gupta, R.K.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TC.2013.72
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/957088
Keyword(s): CMOS integrated circuits,integrated circuit layout,microprocessor chips,probability,reduced instruction set computing,CMOS variability,P&,amp,R layout,PVT variation mitigation,SLV metadata partition sequences,TSMC technology,application-adaptive guardbanding technique,circuit-level vulnerability,dynamic variability mitigation,error-free execution hardware,error-intolerance,error-tolerance,full post placement and routing layout,high-level software knowledge construction,in-or
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Application-Adaptive Guardbanding to Mitigate Static and Dynamic Variability

Show full item record

contributor authorRahimi, Azar
contributor authorBenini, Luca
contributor authorGupta, R.K.
date accessioned2020-03-12T18:23:50Z
date available2020-03-12T18:23:50Z
date issued2014
identifier issn0018-9340
identifier other6522401.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/957088?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleApplication-Adaptive Guardbanding to Mitigate Static and Dynamic Variability
typeJournal Paper
contenttypeMetadata Only
identifier padid7989265
subject keywordsCMOS integrated circuits
subject keywordsintegrated circuit layout
subject keywordsmicroprocessor chips
subject keywordsprobability
subject keywordsreduced instruction set computing
subject keywordsCMOS variability
subject keywordsP&
subject keywordsamp
subject keywordsR layout
subject keywordsPVT variation mitigation
subject keywordsSLV metadata partition sequences
subject keywordsTSMC technology
subject keywordsapplication-adaptive guardbanding technique
subject keywordscircuit-level vulnerability
subject keywordsdynamic variability mitigation
subject keywordserror-free execution hardware
subject keywordserror-intolerance
subject keywordserror-tolerance
subject keywordsfull post placement and routing layout
subject keywordshigh-level software knowledge construction
subject keywordsin-or
identifier doi10.1109/TC.2013.72
journal titleComputers, IEEE Transactions on
journal volume63
journal issue9
filesize2143196
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace