•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

A Novel Algorithmic Approach to Aid Post-Silicon Delay Measurement and Clock Tuning

Author:
Lak, Zahra
,
Nicolici, Nicola
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TC.2012.275
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/955526
Keyword(s): clocks,algorithmic approach,clock tuning buffers,clock tuning elements,clock vernier devices,electrical effects,high-performance designs,post-silicon clock tuning,post-silicon delay measurement,smart pruning techniques,Algorithm design and analysis,Clocks,Delay,Frequency measurement,Silicon,Tuning,CVD configuration,CVD insertion,Clock Vernier Devices (CVDs),Post-silicon clock tuning,speedpaths
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    A Novel Algorithmic Approach to Aid Post-Silicon Delay Measurement and Clock Tuning

Show full item record

contributor authorLak, Zahra
contributor authorNicolici, Nicola
date accessioned2020-03-12T18:20:55Z
date available2020-03-12T18:20:55Z
date issued2014
identifier issn0018-9340
identifier other6361380.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/955526?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleA Novel Algorithmic Approach to Aid Post-Silicon Delay Measurement and Clock Tuning
typeJournal Paper
contenttypeMetadata Only
identifier padid7987195
subject keywordsclocks
subject keywordsalgorithmic approach
subject keywordsclock tuning buffers
subject keywordsclock tuning elements
subject keywordsclock vernier devices
subject keywordselectrical effects
subject keywordshigh-performance designs
subject keywordspost-silicon clock tuning
subject keywordspost-silicon delay measurement
subject keywordssmart pruning techniques
subject keywordsAlgorithm design and analysis
subject keywordsClocks
subject keywordsDelay
subject keywordsFrequency measurement
subject keywordsSilicon
subject keywordsTuning
subject keywordsCVD configuration
subject keywordsCVD insertion
subject keywordsClock Vernier Devices (CVDs)
subject keywordsPost-silicon clock tuning
subject keywordsspeedpaths
identifier doi10.1109/TC.2012.275
journal titleComputers, IEEE Transactions on
journal volume63
journal issue5
filesize1512703
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace