•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Post-Layout Simulation Time Reduction for Phase-Locked Loop Frequency Synthesizer Using System Identification Techniques

Author:
Lechang Liu
,
Pokharel, R.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TCAD.2014.2354291
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/1146732
Keyword(s): autoregressive processes,electronic engineering computing,frequency synthesizers,phase locked loops,radial basis function networks,PLL frequency synthesizer,autoregressive exogenous model,charge pump,compact model extraction,lookup table,loop filter,nonlinear frequency-voltage relationship,nonlinearity compensation,phase-locked loop frequency synthesizer,post-layout simulation time reduction,radial basis function neural network,system identification technique,voltage-controlled
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Post-Layout Simulation Time Reduction for Phase-Locked Loop Frequency Synthesizer Using System Identification Techniques

Show full item record

contributor authorLechang Liu
contributor authorPokharel, R.
date accessioned2020-03-13T00:26:16Z
date available2020-03-13T00:26:16Z
date issued2014
identifier issn0278-0070
identifier other6926919.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/1146732?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titlePost-Layout Simulation Time Reduction for Phase-Locked Loop Frequency Synthesizer Using System Identification Techniques
typeJournal Paper
contenttypeMetadata Only
identifier padid8329598
subject keywordsautoregressive processes
subject keywordselectronic engineering computing
subject keywordsfrequency synthesizers
subject keywordsphase locked loops
subject keywordsradial basis function networks
subject keywordsPLL frequency synthesizer
subject keywordsautoregressive exogenous model
subject keywordscharge pump
subject keywordscompact model extraction
subject keywordslookup table
subject keywordsloop filter
subject keywordsnonlinear frequency-voltage relationship
subject keywordsnonlinearity compensation
subject keywordsphase-locked loop frequency synthesizer
subject keywordspost-layout simulation time reduction
subject keywordsradial basis function neural network
subject keywordssystem identification technique
subject keywordsvoltage-controlled
identifier doi10.1109/TCAD.2014.2354291
journal titleComputer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
journal volume33
journal issue11
filesize1156388
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace