•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

An 11-Gb/s Receiver With a Dynamic Linear Equalizer in a 22-nm CMOS

Author:
Sumesaglam, Taner
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TCSII.2014.2305217
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/1124043
Keyword(s): CMOS logic circuits,equalisers,flip-flops,receivers,CMOS technology,CTLE,SAL,bit error rate,bit rate 11 Gbit/s,continuous-time linear equalizer,dynamic linear equalization technique,efficiency 55 percent,receiver circuit,size 22 nm,strong-arm latches,Bit error rate,CMOS integrated circuits,Clocks,Equalizers,Integrated circuit modeling,Receivers,Transient analysis,Analog front end,CMOS,Graphics Double Data Rate (GDDR),analog integrated circuits,dynamic linear equalizer
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    An 11-Gb/s Receiver With a Dynamic Linear Equalizer in a 22-nm CMOS

Show full item record

contributor authorSumesaglam, Taner
date accessioned2020-03-12T23:48:27Z
date available2020-03-12T23:48:27Z
date issued2014
identifier issn1549-7747
identifier other6747955.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/1124043?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleAn 11-Gb/s Receiver With a Dynamic Linear Equalizer in a 22-nm CMOS
typeJournal Paper
contenttypeMetadata Only
identifier padid8303559
subject keywordsCMOS logic circuits
subject keywordsequalisers
subject keywordsflip-flops
subject keywordsreceivers
subject keywordsCMOS technology
subject keywordsCTLE
subject keywordsSAL
subject keywordsbit error rate
subject keywordsbit rate 11 Gbit/s
subject keywordscontinuous-time linear equalizer
subject keywordsdynamic linear equalization technique
subject keywordsefficiency 55 percent
subject keywordsreceiver circuit
subject keywordssize 22 nm
subject keywordsstrong-arm latches
subject keywordsBit error rate
subject keywordsCMOS integrated circuits
subject keywordsClocks
subject keywordsEqualizers
subject keywordsIntegrated circuit modeling
subject keywordsReceivers
subject keywordsTransient analysis
subject keywordsAnalog front end
subject keywordsCMOS
subject keywordsGraphics Double Data Rate (GDDR)
subject keywordsanalog integrated circuits
subject keywordsdynamic linear equalizer
identifier doi10.1109/TCSII.2014.2305217
journal titleCircuits and Systems II: Express Briefs, IEEE Transactions on
journal volume61
journal issue4
filesize940860
citations4
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace