•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS

Author:
Hiienkari, M.
,
Teittinen, J.
,
Koskinen, L.
,
Turnquist, M.
,
Kaltiokallio, M.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/ISSCC.2014.6757525
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/1051726
Keyword(s): biomedical electronics,n flexible electronics,n magnetic resonance,n organic field effect transistors,n radiofrequency power transmission,n sensors,n FWSS,n biomedical applications,n blood detection,n constant monitoring,n data transmission,n elderly-care applications,n frequency 13.56 MHz,n low-cost device,n magnetic resonance,n nursing-care,n organic-transistor-based ESD-tolerant flexible wet sensor sheet,n rigid wet sensor,n urination dete
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS

Show full item record

contributor authorHiienkari, M.
contributor authorTeittinen, J.
contributor authorKoskinen, L.
contributor authorTurnquist, M.
contributor authorKaltiokallio, M.
date accessioned2020-03-12T21:31:43Z
date available2020-03-12T21:31:43Z
date issued2014
identifier other6946095.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/1051726?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleA 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS
typeConference Paper
contenttypeMetadata Only
identifier padid8181818
subject keywordsbiomedical electronics
subject keywordsn flexible electronics
subject keywordsn magnetic resonance
subject keywordsn organic field effect transistors
subject keywordsn radiofrequency power transmission
subject keywordsn sensors
subject keywordsn FWSS
subject keywordsn biomedical applications
subject keywordsn blood detection
subject keywordsn constant monitoring
subject keywordsn data transmission
subject keywordsn elderly-care applications
subject keywordsn frequency 13.56 MHz
subject keywordsn low-cost device
subject keywordsn magnetic resonance
subject keywordsn nursing-care
subject keywordsn organic-transistor-based ESD-tolerant flexible wet sensor sheet
subject keywordsn rigid wet sensor
subject keywordsn urination dete
identifier doi10.1109/ISSCC.2014.6757525
journal titleustom Integrated Circuits Conference (CICC), 2014 IEEE Proceedings of the
filesize751743
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace