•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Introduction to design considerations of DRAM memory controllers

Publisher:
IEEE
Year
: 2014
DOI: 10.1109/ISSCC.2014.6757506
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/1051708
Keyword(s): CMOS memory circuits,n asynchronous circuits,n calibration,n clocks,n high-speed integrated circuits,n integrated memory circuits,n CMOS,n DDR4,n GDDR5,n active devices,n asynchronous digital sampling,n bit rate 25.6 Gbit/s,n digital clock calibration,n digital clock-calibration techniques,n dual-mode transmitter,n high-speed differential signaling,n high-speed digital systems,n high-speed serial I/O enhancements,n linearizing resistors
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Introduction to design considerations of DRAM memory controllers

Show full item record

date accessioned2020-03-12T21:31:42Z
date available2020-03-12T21:31:42Z
date issued2014
identifier other6946076.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/1051708?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleIntroduction to design considerations of DRAM memory controllers
typeConference Paper
contenttypeMetadata Only
identifier padid8181797
subject keywordsCMOS memory circuits
subject keywordsn asynchronous circuits
subject keywordsn calibration
subject keywordsn clocks
subject keywordsn high-speed integrated circuits
subject keywordsn integrated memory circuits
subject keywordsn CMOS
subject keywordsn DDR4
subject keywordsn GDDR5
subject keywordsn active devices
subject keywordsn asynchronous digital sampling
subject keywordsn bit rate 25.6 Gbit/s
subject keywordsn digital clock calibration
subject keywordsn digital clock-calibration techniques
subject keywordsn dual-mode transmitter
subject keywordsn high-speed differential signaling
subject keywordsn high-speed digital systems
subject keywordsn high-speed serial I/O enhancements
subject keywordsn linearizing resistors
identifier doi10.1109/ISSCC.2014.6757506
journal titleustom Integrated Circuits Conference (CICC), 2014 IEEE Proceedings of the
filesize1563188
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace