Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates
Publisher:
Year
: 2014DOI: 10.1109/ICCKE.2014.6993458
Keyword(s): Bandwidth,Bit rate,Indexes,Media Access Protocol,Safety,Vehicles,Fairness,IEEE 802.11p/1609.4,Multichannel Assignment Scheme,Time Division Multiple Access (TDMA),Vehicular Ad hoc Networks (VANETs)
Collections
:
-
Statistics
Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates
Show full item record
contributor author | Miryala, S. | |
contributor author | Calimera, A. | |
contributor author | Macii, E. | |
contributor author | Poncino, M. | |
date accessioned | 2020-03-12T21:09:22Z | |
date available | 2020-03-12T21:09:22Z | |
date issued | 2014 | |
identifier other | 6927266.pdf | |
identifier uri | https://libsearch.um.ac.ir:443/fum/handle/fum/1038935?locale-attribute=en | |
format | general | |
language | English | |
publisher | IEEE | |
title | Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates | |
type | Conference Paper | |
contenttype | Metadata Only | |
identifier padid | 8165640 | |
subject keywords | Bandwidth | |
subject keywords | Bit rate | |
subject keywords | Indexes | |
subject keywords | Media Access Protocol | |
subject keywords | Safety | |
subject keywords | Vehicles | |
subject keywords | Fairness | |
subject keywords | IEEE 802.11p/1609.4 | |
subject keywords | Multichannel Assignment Scheme | |
subject keywords | Time Division Multiple Access (TDMA) | |
subject keywords | Vehicular Ad hoc Networks (VANETs) | |
identifier doi | 10.1109/ICCKE.2014.6993458 | |
journal title | igital System Design (DSD), 2014 17th Euromicro Conference on | |
filesize | 1185965 | |
citations | 0 |