Search

نمایش تعداد 1-6 از 6

Layout-Aware Delay Variation Optimization for CNTFET-Based Circuits

نوع: Conference Paper

نویسنده : Beste, M. , Kiamehr, S. , Tahoori, M.B.

سال: 2014

Quantitative evaluation of register vulnerabilities in RTL control paths

نوع: Conference Paper

نویسنده : Liang Chen , Ebrahimi, M. , Tahoori, M.B.

ناشر: IEEE

سال: 2014

Physical design of CNTFET-based circuits for yield improvement

نوع: Conference Paper

نویسنده : Beste, M.; Kiamehr, S.; Tahoori, M.B.

ناشر: IEEE

سال: 2014

Emerging Non-Volatile Memory technologies for future low power reconfigurable systems

نوع: Conference Paper

نویسنده : Ahari, A. , Asadi, H. , Tahoori, M.B.

ناشر: IEEE

سال: 2014

A power-efficient reconfigurable architecture using PCM configuration technology

نوع: Conference Paper

نویسنده : Ahari, A.; Asadi, H.; Khaleghi, B.; Tahoori, M.B.

ناشر: IEEE

سال: 2014

Towards dark silicon era in FPGAs using complementary hard logic design

نوع: Conference Paper

نویسنده : Ahari, A.; Khaleghi, B.; Ebrahimi, Z.; Asadi, H.; Tahoori, M.B.

ناشر: IEEE

سال: 2014

Search

Layout-Aware Delay Variation Optimization for CNTFET-Based Circuits

Quantitative evaluation of register vulnerabilities in RTL control paths

Physical design of CNTFET-based circuits for yield improvement

Emerging Non-Volatile Memory technologies for future low power reconfigurable systems

A power-efficient reconfigurable architecture using PCM configuration technology

Towards dark silicon era in FPGAs using complementary hard logic design

نویسنده

ناشر

سال

کلیدواژه

نوع

زبان

نوع محتوا

عنوان ناشر

Search

Filters

Layout-Aware Delay Variation Optimization for CNTFET-Based Circuits

Quantitative evaluation of register vulnerabilities in RTL control paths

Physical design of CNTFET-based circuits for yield improvement

Emerging Non-Volatile Memory technologies for future low power reconfigurable systems

A power-efficient reconfigurable architecture using PCM configuration technology

Towards dark silicon era in FPGAs using complementary hard logic design