Search
Now showing items 1-4 of 4
Proportionally-Fair Best Effort Flow Control in Network-on-Chip Architectures
Year: 2008
Abstract:
The research community has recently witnessed the
emergence of Multi-Processor System on Chip
(MPSoC) platforms consisting of a large set of
embedded processors. Particularly, Interconnect
networks ...
A Novel Congestion Control Scheme in Network-on-Chip Based on Best Effort Delay-Sum Optimization
Year: 2008
Abstract:
With the advances of the semiconductor technology,
the enormous number of transistors available on a
single chip allows designers to integrate dozens of IP
blocks together with large amounts of ...
Proportionally fair flow control mechanism for best effort traffic in network-on-chip architectures
Year: 2010
Abstract:
The research community has recently witnessed the emergence of multi-processor
system on chip (MPSoC) platforms consisting of a large set of embedded processors.
Particularly, Interconnect networks methodology ...