Search

Now showing items 1-4 of 4

A HLS-Based Toolflow to Design Next-Generation Heterogeneous Many-Core Platforms with Shared Memory

Type: Conference Paper

Author : Burgio, Paolo; Marongiu, Andrea; Coussy, Philippe; Benini, Luca

Publisher: IEEE

Year: 2014

Energy efficient parallel computing on the PULP platform with support for OpenMP

Type: Conference Paper

Author : Rossi, Davide; Loi, Igor; Conti, Francesco; Tagliavini, Giuseppe; Pullini, Antonio; Marongiu, Andrea

Publisher: IEEE

Year: 2014

Improving Resilience to Timing Errors by Exposing Variability Effects to Software in Tightly-Coupled Processor Clusters

Type: Journal Paper

Author : Rahimi, Azar; Cesarini, Daniel; Marongiu, Andrea; Gupta, R.K.; Benini, Luca

Publisher: IEEE

Year: 2014

Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain

Type: Conference Paper

Author : Balboni, Marco; Obon, Marta Ortin; Capotondi, Alessandro; Tatenguem, Herve Fankem; Ghiribaldi, Alberto; Ramini, Luca; Vinal, Victor; Marongiu, Andrea; Bertozzi, Davide

Publisher: IEEE

Year: 2014

Search

A HLS-Based Toolflow to Design Next-Generation Heterogeneous Many-Core Platforms with Shared Memory

Energy efficient parallel computing on the PULP platform with support for OpenMP

Improving Resilience to Timing Errors by Exposing Variability Effects to Software in Tightly-Coupled Processor Clusters

Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

A HLS-Based Toolflow to Design Next-Generation Heterogeneous Many-Core Platforms with Shared Memory

Energy efficient parallel computing on the PULP platform with support for OpenMP

Improving Resilience to Timing Errors by Exposing Variability Effects to Software in Tightly-Coupled Processor Clusters

Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain