Search

Now showing items 1-9 of 9

Spice-compatible nonlinear Op Amp and CFOA macro-models

Type: Conference Paper

Author : Sanchez-Lopez, C.; Carrasco-Aguilar, M.A.; Morales-Lopez, F.E.; Ochoa-Montiel, R.; Ilhuicatzi-Roldan, R.

Publisher: IEEE

Year: 2014

Additive step artifact correction (ASAC) algorithm

Type: Conference Paper

Author : Sui, X.; Yin, L.; Selesnick, I.W.; Graber, H.L.; Al abdi, R.; Barbour, R.L.

Publisher: IEEE

Year: 2014

Design and Implementation of the Normalized Comprehensive Alarming System in Guangzhou Fire Department Command Center

Type: Conference Paper

Author : Deng, Liang

Publisher: IEEE

Year: 2014

Epidemiological modeling of bovine brucellosis in India

Type: Conference Paper

Author : Kang, Gloria J.; Gunaseelan, L.; Abbas, Kaja M.

Publisher: IEEE

Year: 2014

CloudMan: A platform for portable cloud manufacturing services

Type: Conference Paper

Author : Qanbari, Soheil; Zadeh, Samira Mahdi; Vedaei, Soroush; Dustdar, Schahram

Publisher: IEEE

Year: 2014

[Copyright notice]

Type: Conference Paper

Publisher: IEEE

Year: 2014

High-voltage pulse-triggered SR latch level-shifter design considerations

Type: Conference Paper

Author : Larsen, Dennis Oland; Muntal, Pere Llimos; Jorgensen, Ivan H.H.; Bruun, Erik

Publisher: IEEE

Year: 2014

[Title page]

Type: Conference Paper

Publisher: IEEE

Year: 2014

A 50-Gb/s differential transimpedance amplifier in 65nm CMOS technology

Type: Conference Paper

Author : Kim, Sang Gyun; Jung, Seung Hwan; Eo, Yun Seong; Kim, Seung Hoon; Ying, Xiao; Choi, Hanbyul; Hong, Chaerin; Lee, Kyungmin; Park, Sung Min

Publisher: IEEE

Year: 2014

Search

Spice-compatible nonlinear Op Amp and CFOA macro-models

Additive step artifact correction (ASAC) algorithm

Design and Implementation of the Normalized Comprehensive Alarming System in Guangzhou Fire Department Command Center

Epidemiological modeling of bovine brucellosis in India

CloudMan: A platform for portable cloud manufacturing services

[Copyright notice]

High-voltage pulse-triggered SR latch level-shifter design considerations

[Title page]

A 50-Gb/s differential transimpedance amplifier in 65nm CMOS technology

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

Spice-compatible nonlinear Op Amp and CFOA macro-models

Additive step artifact correction (ASAC) algorithm

Design and Implementation of the Normalized Comprehensive Alarming System in Guangzhou Fire Department Command Center

Epidemiological modeling of bovine brucellosis in India

CloudMan: A platform for portable cloud manufacturing services

[Copyright notice]

High-voltage pulse-triggered SR latch level-shifter design considerations

[Title page]

A 50-Gb/s differential transimpedance amplifier in 65nm CMOS technology