Search
CSV
RISA Novel Congestion Control Scheme in Network-on-Chip Based on Best Effort Delay-Sum Optimization
With the advances of the semiconductor technology,
the enormous number of transistors available on a
single chip allows designers to integrate dozens of IP
blocks together with large amounts of ...
A Novel Congestion Control Scheme in Network-on-Chip Based on Best Effort Delay-Sum Optimization
With the advances of the semiconductor technology,
the enormous number of transistors available on a
single chip allows designers to integrate dozens of IP
blocks together with large amounts of ...
On generating a finite pulse or a symmetric impulse response by a generalized approximation function
A Novel Flow Control Scheme for Best Effort Traffics in Network-on-Chip Based on Weighted Max-Min-Fairness
Network on Chip (NoC) has been proposed as an
attractive alternative to traditional dedicated busses in order to
achieve modularity and high performance in the future
System-on-Chip (SoC) designs. Recently, end to end flow...
Max-Min-Fair Best Effort Flow Control in Network-on-Chip Architectures
Network-on-Chip (NoC) has been proposed as an attractive alternative
to traditional dedicated busses in order to achieve modularity and high performance
in the future System-on-Chip (SoC) designs. Recently, end to end...
Proportionally fair flow control mechanism for best effort traffic in network-on-chip architectures
The research community has recently witnessed the emergence of multi-processor
system on chip (MPSoC) platforms consisting of a large set of embedded processors.
Particularly, Interconnect networks methodology based on network-on-chip...