•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

A layered approach for testing timing in the model-based implementation

Author:
BaekGyu Kim , Hwang, H.I. , Taejoon Park , Son, S.H. , Insup Lee
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/CICC.2014.6946102
URI: https://libsearch.um.ac.ir:443/fum/handle/fum/985801
Keyword(s): CMOS integrated circuits,adaptive equalisers,analogue-digital conversion,blind equalisers,clock and data recovery circuits,decision feedback equalisers,interpolation,radio receivers,CDR,CMOS,DFE,adaptive CTLE,analog phase interpolator,blind ADC,clock and data recovery circuits,continuous time linear equalizer,decision feedback equalizers,digital data interpolation,phase tracking ADC,Backplanes,CMOS integrated circuits,Decision feedback equalizers,Interpolation,Least square
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    A layered approach for testing timing in the model-based implementation

Show full item record

date accessioned2020-03-12T19:40:33Z
date available2020-03-12T19:40:33Z
date issued2014
identifier other6800403.pdf
identifier urihttps://libsearch.um.ac.ir:443/fum/handle/fum/985801?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleA layered approach for testing timing in the model-based implementation
typeConference Paper
contenttypeMetadata Only
identifier padid8101499
subject keywordsCMOS integrated circuits
subject keywordsadaptive equalisers
subject keywordsanalogue-digital conversion
subject keywordsblind equalisers
subject keywordsclock and data recovery circuits
subject keywordsdecision feedback equalisers
subject keywordsinterpolation
subject keywordsradio receivers
subject keywordsCDR
subject keywordsCMOS
subject keywordsDFE
subject keywordsadaptive CTLE
subject keywordsanalog phase interpolator
subject keywordsblind ADC
subject keywordsclock and data recovery circuits
subject keywordscontinuous time linear equalizer
subject keywordsdecision feedback equalizers
subject keywordsdigital data interpolation
subject keywordsphase tracking ADC
subject keywordsBackplanes
subject keywordsCMOS integrated circuits
subject keywordsDecision feedback equalizers
subject keywordsInterpolation
subject keywordsLeast square
identifier doi10.1109/CICC.2014.6946102
journal titleesign, Automation and Test in Europe Conference and Exhibition (DATE), 2014
filesize838981
citations0
contributor rawauthorBaekGyu Kim , Hwang, H.I. , Taejoon Park , Son, S.H. , Insup Lee
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace