Voltage regulation by statcom on wind farm with SCIG using PI and Super-Twisting controllers
Publisher:
Year
: 2014DOI: 10.1109/ISCCSP.2014.6877868
Keyword(s): NAND circuits,n ageing,n flash memories,n integrated circuit reliability,n random-access storage,n NAND flash memory aging emulation,n multilevel cells,n nonvolatile memory technology,n programming cycles,n reliability,n single-level cells,n solid-state drives,n system IO performance,n system behavior changes,n time-variant communication channel,n user-defined aging conditions,n write access,n Aging,n Bit error rate,n Computer architecture
Collections
:
-
Statistics
Voltage regulation by statcom on wind farm with SCIG using PI and Super-Twisting controllers
Show full item record
| contributor author | Galan, N. | |
| contributor author | Rosas, R. | |
| contributor author | Rios, J. | |
| contributor author | Canedo, J.M. | |
| contributor author | Loukianov, A. | |
| date accessioned | 2020-03-12T22:16:34Z | |
| date available | 2020-03-12T22:16:34Z | |
| date issued | 2014 | |
| identifier other | 7000461.pdf | |
| identifier uri | https://libsearch.um.ac.ir:443/fum/handle/fum/1077332?locale-attribute=en | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | Voltage regulation by statcom on wind farm with SCIG using PI and Super-Twisting controllers | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8213574 | |
| subject keywords | NAND circuits | |
| subject keywords | n ageing | |
| subject keywords | n flash memories | |
| subject keywords | n integrated circuit reliability | |
| subject keywords | n random-access storage | |
| subject keywords | n NAND flash memory aging emulation | |
| subject keywords | n multilevel cells | |
| subject keywords | n nonvolatile memory technology | |
| subject keywords | n programming cycles | |
| subject keywords | n reliability | |
| subject keywords | n single-level cells | |
| subject keywords | n solid-state drives | |
| subject keywords | n system IO performance | |
| subject keywords | n system behavior changes | |
| subject keywords | n time-variant communication channel | |
| subject keywords | n user-defined aging conditions | |
| subject keywords | n write access | |
| subject keywords | n Aging | |
| subject keywords | n Bit error rate | |
| subject keywords | n Computer architecture | |
| identifier doi | 10.1109/ISCCSP.2014.6877868 | |
| journal title | entral America and Panama Convention (CONCAPAN XXXIV), 2014 IEEE | |
| filesize | 563597 | |
| citations | 0 |