FPGA implementation of IEEE-754 floating point Karatsuba multiplier
Publisher:
Year
: 2014DOI: 10.1109/ASAP.2014.6868632
Keyword(s): Newton-Raphson method,n floating point arithmetic,n FP operations,n FP representation precision,n adapted Newton-Raphson iteration,n double-precision,n error analysis,n floating point expansion reciprocal,n multiple component format,n multiple-precision libraries,n numerical problems,n relative error bound,n single-precision,n standard machine precision FP numbers,n truncated addition operation,n truncated multiplication operation,n Algorithm desig
Collections
:
-
Statistics
FPGA implementation of IEEE-754 floating point Karatsuba multiplier
Show full item record
| contributor author | Kodali, R.K. | |
| contributor author | Gundabathula, S.K. | |
| contributor author | Boppana, L. | |
| date accessioned | 2020-03-12T22:06:03Z | |
| date available | 2020-03-12T22:06:03Z | |
| date issued | 2014 | |
| identifier other | 6992974.pdf | |
| identifier uri | https://libsearch.um.ac.ir:443/fum/handle/fum/1071414 | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | FPGA implementation of IEEE-754 floating point Karatsuba multiplier | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8207486 | |
| subject keywords | Newton-Raphson method | |
| subject keywords | n floating point arithmetic | |
| subject keywords | n FP operations | |
| subject keywords | n FP representation precision | |
| subject keywords | n adapted Newton-Raphson iteration | |
| subject keywords | n double-precision | |
| subject keywords | n error analysis | |
| subject keywords | n floating point expansion reciprocal | |
| subject keywords | n multiple component format | |
| subject keywords | n multiple-precision libraries | |
| subject keywords | n numerical problems | |
| subject keywords | n relative error bound | |
| subject keywords | n single-precision | |
| subject keywords | n standard machine precision FP numbers | |
| subject keywords | n truncated addition operation | |
| subject keywords | n truncated multiplication operation | |
| subject keywords | n Algorithm desig | |
| identifier doi | 10.1109/ASAP.2014.6868632 | |
| journal title | ontrol, Instrumentation, Communication and Computational Technologies (ICCICCT), 2014 International | |
| filesize | 1087860 | |
| citations | 0 |