Search

Now showing items 1-9 of 9

Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC

Type: Journal Paper

Author : Meng-Fan Chang; Pi-Feng Chiu; Shyh-Shyuan Sheu

Year: 2011

Request PDF

Challenges and trends in low-power 3D die-stacked IC designs using RAM, memristor logic, and resistive memory (ReRAM)

Type: Journal Paper

Author : Meng-Fan Chang; Pi-Feng Chiu; Wei-Cheng Wu; Ching-Hao Chuang; Shyh-Shyuan Sheu

Year: 2011

Request PDF

Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices

Type: Journal Paper

Author : Meng-Fan Chang; Albert Lee; Pin-Cheng Chen; Chrong Jung Lin; Ya-Chin King; Shyh-Shyuan Sheu; Tzu-Kun Ku

Year: 2015

Request PDF

Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device

Type: Journal Paper

Author : Meng-Fan Chang; Ching-Hao Chuang; Min-Ping Chen; Lai-Fu Chen; Hiroyuki Yamauchi; Pi-Feng Chiu; Shyh-Shyuan Sheu

Year: 2012

Request PDF

An Ultra Compact Millimeter-Wave VCO in 3-D IC Technology

Type: Journal Paper

Author : Sing-Kai Huang; Jing-yuan Wang; Chiao-Han Lan; Hsu, Shawn S. H.; Sih-Han Li; Pei-Ling Tseng; Chih-Sheng Lin; Shyh-Shyuan Sheu

Publisher: IEEE

Year: 2014

Challenges at circuit designs for resistive-type Nonvolatile memory and nonvolatile logics in mobile and cloud applications

Type: Conference Paper

Author : Meng-Fan Chang; Lee, A.; Chia-Chen Kuo; Shyh-Shyuan Sheu; Chen, F.T.; Tzu-Kun Ku; Yong-Pan Liu; Hua-Zhong Yang; Ping-Cheng Chen

Publisher: IEEE

Year: 2014

Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications

Type: Journal Paper

Author : Pi-Feng Chiu; Meng-Fan Chang; Che-Wei Wu; Ching-Hao Chuang; Shyh-Shyuan Sheu; Yu-Sheng Chen; Ming-Jinn Tsai

Year: 2012

Request PDF

Area-Efficient Embedded Resistive RAM (ReRAM) Macros Using Logic-Process Vertical-Parasitic-BJT (VPBJT) Switches and Read-Disturb-Free Temperature-Aware Current-Mode Read Scheme

Type: Journal Paper

Author : Meng-Fan Chang; Chia-Chen Kuo; Shyh-Shyuan Sheu; Chorng-Jung Lin; Ya-Chin King; Chen, F.T.; Tzu-Kun Ku; Ming-Jinn Tsai; Jui-Jen Wu; Yue-Der Chih

Publisher: IEEE

Year: 2014

A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application

Type: Journal Paper

Author : Shyh-Shyuan Sheu; Chia-Chen Kuo; Meng-Fan Chang; Pei-Ling Tseng; Lin Chih-Sheng; Min-Chuan Wang; Chih-He Lin; Wen-Pin Lin; Tsai-Kan Chien; Sih-Han Lee; Szu-Chieh Liu; Heng-Yuan Lee; Pang-Shiu Chen; Yu-Sheng Chen; Ching-Chih Hsu; Frederick T. Chen; Keng-Li Su; Tzu-Kun Ku; Ming-Jinn Tsai; Ming-Jer Kao

Year: 2013

Request PDF

Search

Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC

Challenges and trends in low-power 3D die-stacked IC designs using RAM, memristor logic, and resistive memory (ReRAM)

Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices

Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device

An Ultra Compact Millimeter-Wave VCO in 3-D IC Technology

Challenges at circuit designs for resistive-type Nonvolatile memory and nonvolatile logics in mobile and cloud applications

Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications

Area-Efficient Embedded Resistive RAM (ReRAM) Macros Using Logic-Process Vertical-Parasitic-BJT (VPBJT) Switches and Read-Disturb-Free Temperature-Aware Current-Mode Read Scheme

A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC

Challenges and trends in low-power 3D die-stacked IC designs using RAM, memristor logic, and resistive memory (ReRAM)

Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices

Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device

An Ultra Compact Millimeter-Wave VCO in 3-D IC Technology

Challenges at circuit designs for resistive-type Nonvolatile memory and nonvolatile logics in mobile and cloud applications

Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications

Area-Efficient Embedded Resistive RAM (ReRAM) Macros Using Logic-Process Vertical-Parasitic-BJT (VPBJT) Switches and Read-Disturb-Free Temperature-Aware Current-Mode Read Scheme

A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application