Search

Now showing items 1-4 of 4

A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver

Type: Journal Paper

Author : Nakane, Hideyuki; Ujiie, Ryuichi; Oshima, Toru; Yamamoto, Takayuki; Kimura, K.; Okuda, Yukihiro; Tsuiji, Kosuke; Matsuura, T.

Publisher: IEEE

Year: 2014

A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration

Type: Journal Paper

Author : Ali, Ahmed M. /A/.; Dinc, Huseyin; Bhoraskar, Paritosh; Dillon, Chris; Puckett, Scott; Gray, Bryce; Speir, Carroll; Lanford, Jonathan; Brunsilius, Janet; Derounian, Peter R.; Jeffries, Brad; Mehta, Ushma; McShea, Matthew; Stop, Russell

Publisher: IEEE

Year: 2014

Failure mechanism for input buffer under CDM test

Type: Journal Paper

Author : Tzu-Cheng Kao; Chung-Yu Hung; Jian-Hsing Lee; Chen-Hsin Lien; Chien-Wei Chiu; Kuo-Hsuan Lo; Hung-Der Su; Wu-Te Weng

Publisher: IET

Year: 2014

[Title page]

Type: Conference Paper

Publisher: IEEE

Year: 2014

Search

A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver

A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration

Failure mechanism for input buffer under CDM test

[Title page]

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver

A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration

Failure mechanism for input buffer under CDM test

[Title page]