Search

نمایش تعداد 1-10 از 22

Simulation research of idle damping control for vehicle engine based on PMSM

نوع: Conference Paper

نویسنده : Haiyun Zhang; Youtong Zhang; Xiaokun Sun

ناشر: IEEE

سال: 2014

Reconfigurable Computing, 3D Integration, and Recognizing Leaders in our Field

نوع: Journal Paper

نویسنده : Altman, Erik R.

ناشر: IEEE

سال: 2014

A low phase noise CMOS voltage-controlled differential ring oscillator

نوع: Conference Paper

نویسنده : Rahul, R.; Thilagavathy, R.

ناشر: IEEE

سال: 2014

Analytical, Numerical-, and Measurement–Based Methods for Extracting the Electrical Parameters of Through Silicon Vias (TSVs)

نوع: Journal Paper

نویسنده : Ndip, Ivan; Zoschke, K.; Lobbicke, Kai; Wolf, M.J.; Guttowski, Stephan; Reichl, Herbert; Lang, K.-D.; Henke, Heino

ناشر: IEEE

سال: 2014

Fabrication and Testing of a TSV-Enabled Si Interposer With Cu- and Polymer-Based Multilevel Metallization

نوع: Journal Paper

نویسنده : Lannon, J.; Hilton, Adrian; Huffman, Alan; Butler, Mairead; Malta, D.; Gregory, Chris; Temple, D.

ناشر: IEEE

سال: 2014

Design, Fabrication, and Characterization of Ultrathin 3-D Glass Interposers With Through-Package-Vias at Same Pitch as TSVs in Silicon

نوع: Journal Paper

نویسنده : Sukumaran, Vijay; Kumar, Girish; Ramachandran, Kishore; Suzuki, Yuya; Demir, Kubilay; Sato, Yuuki; Seki, Takaya; Sundaram, Venky; Tummala, Rao R.

ناشر: IEEE

سال: 2014

Remote sensing of sea ice cover using SuperDARN HF radars

نوع: Conference Paper

نویسنده : Thomas, E.G.; Sterne, K.T.; Ponomarenko, P.V.; Baker, J.B.H.; Michael Ruohoniemi, J.

ناشر: IEEE

سال: 2014

A New Fuse Architecture and a New Post-Share Redundancy Scheme for Yield Enhancement in 3-D-Stacked Memories

نوع: Journal Paper

نویسنده : Changwook Lee; Wooheon Kang; Donkoo Cho; Sungho Kang

ناشر: IEEE

سال: 2014

Accurate Formulas for the Capacitance of Tapered-Through Silicon Vias in 3-D ICs

نوع: Journal Paper

نویسنده : Qijun Lu; Zhangming Zhu; Yintang Yang; Ruixue Ding

ناشر: IEEE

سال: 2014

Power-aware floorplanning-based power throughsilicon- via technology and bump minimisation for three-dimensional power delivery network

نوع: Journal Paper

نویسنده : Cheoljon Jang; Jaehwan Kim; Jongwha Chong

ناشر: IET

سال: 2014

Search

Simulation research of idle damping control for vehicle engine based on PMSM

Reconfigurable Computing, 3D Integration, and Recognizing Leaders in our Field

A low phase noise CMOS voltage-controlled differential ring oscillator

Analytical, Numerical-, and Measurement–Based Methods for Extracting the Electrical Parameters of Through Silicon Vias (TSVs)

Fabrication and Testing of a TSV-Enabled Si Interposer With Cu- and Polymer-Based Multilevel Metallization

Design, Fabrication, and Characterization of Ultrathin 3-D Glass Interposers With Through-Package-Vias at Same Pitch as TSVs in Silicon

Remote sensing of sea ice cover using SuperDARN HF radars

A New Fuse Architecture and a New Post-Share Redundancy Scheme for Yield Enhancement in 3-D-Stacked Memories

Accurate Formulas for the Capacitance of Tapered-Through Silicon Vias in 3-D ICs

Power-aware floorplanning-based power throughsilicon- via technology and bump minimisation for three-dimensional power delivery network

نویسنده

ناشر

سال

کلیدواژه

نوع

زبان

نوع محتوا

عنوان ناشر

Search

Filters

Simulation research of idle damping control for vehicle engine based on PMSM

Reconfigurable Computing, 3D Integration, and Recognizing Leaders in our Field

A low phase noise CMOS voltage-controlled differential ring oscillator

Analytical, Numerical-, and Measurement&#x2013;Based Methods for Extracting the Electrical Parameters of Through Silicon Vias (TSVs)

Fabrication and Testing of a TSV-Enabled Si Interposer With Cu- and Polymer-Based Multilevel Metallization

Design, Fabrication, and Characterization of Ultrathin 3-D Glass Interposers With Through-Package-Vias at Same Pitch as TSVs in Silicon

Remote sensing of sea ice cover using SuperDARN HF radars

A New Fuse Architecture and a New Post-Share Redundancy Scheme for Yield Enhancement in 3-D-Stacked Memories

Accurate Formulas for the Capacitance of Tapered-Through Silicon Vias in 3-D ICs

Power-aware floorplanning-based power throughsilicon- via technology and bump minimisation for three-dimensional power delivery network

Analytical, Numerical-, and Measurement–Based Methods for Extracting the Electrical Parameters of Through Silicon Vias (TSVs)