Search
CSV
RISOperation-condition and timing-error collaborative monitoring for fixed-latency AVS designs
Publisher: IEEE
Year: 2014
A 3 MHz-to-1.8 GHz 94 μW-to-9.5 mW 0.0153-mm<sup>2</sup> all-digital delay-locked loop in 65-nm CMOS
Publisher: IEEE
Year: 2014