Search
Now showing items 1-4 of 4
A 10Gb/s 4.1mW 2-IIR + 1-discrete-tap DFE in 28nm-LP CMOS
Publisher: IEEE
Year: 2014
Time interleaved C-2C SAR ADC with background timing skew calibration in 65nm CMOS
Publisher: IEEE
Year: 2014