Users of this system, can login to view this document.

Login

Enter the following information to request a copy of the document from the responsible person.

Quasi-double gate regime to boost UTBB SOI MOSFET performance in analog and sleep transistor applications

This email address is used for sending the document.