Reliable Implementation of Robust Adaptive Topology Control
Publisher:
Year
: 2014DOI: 10.1109/FPL.2014.6927431
Keyword(s): circuit optimisation,field programmable gate arrays,integer programming,integrated circuit design,linear programming,logic design,multiprocessing systems,system-on-chip,FPGA-based MPSoC,Ht-MPSoC architectures,Ht-MPSoC hardware accelerators,MILP model,application-specific custom instructions,design space exploration,energy consumption,heterogeneous multiprocessor system-on-chip,mixed integer linear programming approach,processor instruction set,Acceleration,Computer architectur
Collections
:
-
Statistics
Reliable Implementation of Robust Adaptive Topology Control
Show full item record
| date accessioned | 2020-03-12T19:32:43Z | |
| date available | 2020-03-12T19:32:43Z | |
| date issued | 2014 | |
| identifier other | 6758911.pdf | |
| identifier uri | http://libsearch.um.ac.ir:80/fum/handle/fum/981291?locale-attribute=en | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | Reliable Implementation of Robust Adaptive Topology Control | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8095880 | |
| subject keywords | circuit optimisation | |
| subject keywords | field programmable gate arrays | |
| subject keywords | integer programming | |
| subject keywords | integrated circuit design | |
| subject keywords | linear programming | |
| subject keywords | logic design | |
| subject keywords | multiprocessing systems | |
| subject keywords | system-on-chip | |
| subject keywords | FPGA-based MPSoC | |
| subject keywords | Ht-MPSoC architectures | |
| subject keywords | Ht-MPSoC hardware accelerators | |
| subject keywords | MILP model | |
| subject keywords | application-specific custom instructions | |
| subject keywords | design space exploration | |
| subject keywords | energy consumption | |
| subject keywords | heterogeneous multiprocessor system-on-chip | |
| subject keywords | mixed integer linear programming approach | |
| subject keywords | processor instruction set | |
| subject keywords | Acceleration | |
| subject keywords | Computer architectur | |
| identifier doi | 10.1109/FPL.2014.6927431 | |
| journal title | ystem Sciences (HICSS), 2014 47th Hawaii International Conference on | |
| filesize | 873787 | |
| citations | 0 | |
| contributor rawauthor | Kezunovic, M. , Popovic, T. , Gurrala, G. , Dehghanian, P. , Esmaeilian, A. , Tasdighi, M. |