•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

A Constrained Layout Placement Approach to Enhance Pulse Quenching Effect in Large Combinational Circuits

Author:
Yankang Du
,
Shuming Chen
,
Biwei Liu
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TDMR.2013.2291409
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/962390
Keyword(s): combinational circuits,integrated circuit layout,radiation hardening (electronics),radiation quenching,combinational circuits,constrained layout placement,pulse quenching effect,quenching cells,soft error vulnerability,Combinational circuits,Ions,Layout,Logic gates,MOSFET,Standards,Vectors,Constrained layout,multi-node charge collection,pulse quenching effect,quenching cells
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    A Constrained Layout Placement Approach to Enhance Pulse Quenching Effect in Large Combinational Circuits

Show full item record

contributor authorYankang Du
contributor authorShuming Chen
contributor authorBiwei Liu
date accessioned2020-03-12T18:33:21Z
date available2020-03-12T18:33:21Z
date issued2014
identifier issn1530-4388
identifier other6670093.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/962390?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleA Constrained Layout Placement Approach to Enhance Pulse Quenching Effect in Large Combinational Circuits
typeJournal Paper
contenttypeMetadata Only
identifier padid7995385
subject keywordscombinational circuits
subject keywordsintegrated circuit layout
subject keywordsradiation hardening (electronics)
subject keywordsradiation quenching
subject keywordscombinational circuits
subject keywordsconstrained layout placement
subject keywordspulse quenching effect
subject keywordsquenching cells
subject keywordssoft error vulnerability
subject keywordsCombinational circuits
subject keywordsIons
subject keywordsLayout
subject keywordsLogic gates
subject keywordsMOSFET
subject keywordsStandards
subject keywordsVectors
subject keywordsConstrained layout
subject keywordsmulti-node charge collection
subject keywordspulse quenching effect
subject keywordsquenching cells
identifier doi10.1109/TDMR.2013.2291409
journal titleDevice and Materials Reliability, IEEE Transactions on
journal volume14
journal issue1
filesize1606292
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace