•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test

Author:
Mingjing Chen
,
Orailoglu, A.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TVLSI.2013.2256810
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/956836
Keyword(s): automatic test pattern generation,integrated circuit noise,integrated circuit reliability,integrated circuit testing,nanoelectronics,power supply circuits,SPICE-accurate estimation,at-speed functional cycles,at-speed testing techniques,circuit layout,circuit robustness,circuit timing,compound noise profile,delay testing schemes,linear superposition,low-frequency noise,marginal timing failures,middle-frequency noise,multifunctional-cycle delay test,multifunctional-cycle test sc
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test

Show full item record

contributor authorMingjing Chen
contributor authorOrailoglu, A.
date accessioned2020-03-12T18:23:23Z
date available2020-03-12T18:23:23Z
date issued2014
identifier issn1063-8210
identifier other6515389.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/956836?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleExamining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test
typeJournal Paper
contenttypeMetadata Only
identifier padid7988970
subject keywordsautomatic test pattern generation
subject keywordsintegrated circuit noise
subject keywordsintegrated circuit reliability
subject keywordsintegrated circuit testing
subject keywordsnanoelectronics
subject keywordspower supply circuits
subject keywordsSPICE-accurate estimation
subject keywordsat-speed functional cycles
subject keywordsat-speed testing techniques
subject keywordscircuit layout
subject keywordscircuit robustness
subject keywordscircuit timing
subject keywordscompound noise profile
subject keywordsdelay testing schemes
subject keywordslinear superposition
subject keywordslow-frequency noise
subject keywordsmarginal timing failures
subject keywordsmiddle-frequency noise
subject keywordsmultifunctional-cycle delay test
subject keywordsmultifunctional-cycle test sc
identifier doi10.1109/TVLSI.2013.2256810
journal titleVery Large Scale Integration (VLSI) Systems, IEEE Transactions on
journal volume22
journal issue4
filesize2132797
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace