•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Optimization of Test Pin-Count, Test Scheduling, and Test Access for NoC-Based Multicore SoCs

Author:
Richter, Maximilian
,
Chakrabarty, Krishnendu
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/TC.2013.82
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/956417
Keyword(s): automatic test equipment,multiprocessing systems,network-on-chip,optimisation,scheduling,ATE,I/O resources,MISR,NoC-based multicore SoC,automated test equipment,network-on-chip,pin-count-aware optimization,resource utilization,test access mechanism designs,test pin-count,test scheduling,Optimization,Pins,Power demand,Routing,Schedules,System-on-chip,Testing,SOC testing,System-on-chip,network-on-chip,test time
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Optimization of Test Pin-Count, Test Scheduling, and Test Access for NoC-Based Multicore SoCs

Show full item record

contributor authorRichter, Maximilian
contributor authorChakrabarty, Krishnendu
date accessioned2020-03-12T18:22:39Z
date available2020-03-12T18:22:39Z
date issued2014
identifier issn0018-9340
identifier other6495447.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/956417?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleOptimization of Test Pin-Count, Test Scheduling, and Test Access for NoC-Based Multicore SoCs
typeJournal Paper
contenttypeMetadata Only
identifier padid7988444
subject keywordsautomatic test equipment
subject keywordsmultiprocessing systems
subject keywordsnetwork-on-chip
subject keywordsoptimisation
subject keywordsscheduling
subject keywordsATE
subject keywordsI/O resources
subject keywordsMISR
subject keywordsNoC-based multicore SoC
subject keywordsautomated test equipment
subject keywordsnetwork-on-chip
subject keywordspin-count-aware optimization
subject keywordsresource utilization
subject keywordstest access mechanism designs
subject keywordstest pin-count
subject keywordstest scheduling
subject keywordsOptimization
subject keywordsPins
subject keywordsPower demand
subject keywordsRouting
subject keywordsSchedules
subject keywordsSystem-on-chip
subject keywordsTesting
subject keywordsSOC testing
subject keywordsSystem-on-chip
subject keywordsnetwork-on-chip
subject keywordstest time
identifier doi10.1109/TC.2013.82
journal titleComputers, IEEE Transactions on
journal volume63
journal issue3
filesize1808124
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace