F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint
ناشر:
سال
: 2014شناسه الکترونیک: 10.1109/TCAD.2014.2351571
کلیدواژه(گان): VLSI,integrated circuit layout,mixed analogue-digital integrated circuits,F-FM,analytical approach,fixed-outline floorplanning methodology,mixed size modules,mixed-size modules,power planning,signal wirelength,slicing tree representation,thermal effect routability,two-stage approach,very large-scale integration designs,voltage domain,voltage drop,voltage-island constraint,voltage-island driven floorplanning,Complexity theory,Equations,Merging,Partitioning algorithms,Shape
کالکشن
:
-
آمار بازدید
F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint
Show full item record
| contributor author | Jai-Ming Lin | |
| contributor author | Ji-Heng Wu | |
| date accessioned | 2020-03-13T00:26:16Z | |
| date available | 2020-03-13T00:26:16Z | |
| date issued | 2014 | |
| identifier issn | 0278-0070 | |
| identifier other | 6926920.pdf | |
| identifier uri | http://libsearch.um.ac.ir:80/fum/handle/fum/1146733?locale-attribute=fa | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint | |
| type | Journal Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8329599 | |
| subject keywords | VLSI | |
| subject keywords | integrated circuit layout | |
| subject keywords | mixed analogue-digital integrated circuits | |
| subject keywords | F-FM | |
| subject keywords | analytical approach | |
| subject keywords | fixed-outline floorplanning methodology | |
| subject keywords | mixed size modules | |
| subject keywords | mixed-size modules | |
| subject keywords | power planning | |
| subject keywords | signal wirelength | |
| subject keywords | slicing tree representation | |
| subject keywords | thermal effect routability | |
| subject keywords | two-stage approach | |
| subject keywords | very large-scale integration designs | |
| subject keywords | voltage domain | |
| subject keywords | voltage drop | |
| subject keywords | voltage-island constraint | |
| subject keywords | voltage-island driven floorplanning | |
| subject keywords | Complexity theory | |
| subject keywords | Equations | |
| subject keywords | Merging | |
| subject keywords | Partitioning algorithms | |
| subject keywords | Shape | |
| identifier doi | 10.1109/TCAD.2014.2351571 | |
| journal title | Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on | |
| journal volume | 33 | |
| journal issue | 11 | |
| filesize | 2167325 | |
| citations | 0 |