•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

A 0.5-to-3 GHz Software-Defined Radio Receiver Using Discrete-Time RF Signal Processing

Author:
Run Chen
,
Hashemi, Hossein
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/JSSC.2014.2303791
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/1123482
Keyword(s): CMOS digital integrated circuits,capacitor switching,digital signal processing chips,electric impedance,harmonics suppression,interference suppression,radio receivers,software radio,3rd order harmonic rejection,5th order harmonic rejection,DT RF signal processor,LP CMOS chip,SDR wireless receiver,SNR,discrete-time RF signal processing,frequency 0.5 GHz to 3 GHz,frequency selectivity,frequency translation,frequency tunable high-Q 2nd-order bandpass input impedance,front-end int
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    A 0.5-to-3 GHz Software-Defined Radio Receiver Using Discrete-Time RF Signal Processing

Show full item record

contributor authorRun Chen
contributor authorHashemi, Hossein
date accessioned2020-03-12T23:47:31Z
date available2020-03-12T23:47:31Z
date issued2014
identifier issn0018-9200
identifier other6744684.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/1123482?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleA 0.5-to-3 GHz Software-Defined Radio Receiver Using Discrete-Time RF Signal Processing
typeJournal Paper
contenttypeMetadata Only
identifier padid8302956
subject keywordsCMOS digital integrated circuits
subject keywordscapacitor switching
subject keywordsdigital signal processing chips
subject keywordselectric impedance
subject keywordsharmonics suppression
subject keywordsinterference suppression
subject keywordsradio receivers
subject keywordssoftware radio
subject keywords3rd order harmonic rejection
subject keywords5th order harmonic rejection
subject keywordsDT RF signal processor
subject keywordsLP CMOS chip
subject keywordsSDR wireless receiver
subject keywordsSNR
subject keywordsdiscrete-time RF signal processing
subject keywordsfrequency 0.5 GHz to 3 GHz
subject keywordsfrequency selectivity
subject keywordsfrequency translation
subject keywordsfrequency tunable high-Q 2nd-order bandpass input impedance
subject keywordsfront-end int
identifier doi10.1109/JSSC.2014.2303791
journal titleSolid-State Circuits, IEEE Journal of
journal volume49
journal issue5
filesize4155818
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace