•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

CMP process — Integrated chemical & physical phenomena in between wafer and polishing pad

Author:
Kimura, K.
,
Chen, C.-C.A.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/ECTC.2014.6897398
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/1089352
Keyword(s): optimisation,n reliability,n surface mount technology,n wafer level packaging,n SMT process optimization,n board level reliability,n board level temperature cycle,n pitch wafer level packages,n stencil aperture ratios,n surface mount assembly,n temperature cycling reliability,n test vehicles,n Assembly,n Electric shock,n Passivation,n Semiconductor device reliability,n Temperature measurement,n Vehicles
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    CMP process — Integrated chemical & physical phenomena in between wafer and polishing pad

Show full item record

contributor authorKimura, K.
contributor authorChen, C.-C.A.
date accessioned2020-03-12T22:37:55Z
date available2020-03-12T22:37:55Z
date issued2014
identifier other7017251.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/1089352?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleCMP process — Integrated chemical & physical phenomena in between wafer and polishing pad
typeConference Paper
contenttypeMetadata Only
identifier padid8227554
subject keywordsoptimisation
subject keywordsn reliability
subject keywordsn surface mount technology
subject keywordsn wafer level packaging
subject keywordsn SMT process optimization
subject keywordsn board level reliability
subject keywordsn board level temperature cycle
subject keywordsn pitch wafer level packages
subject keywordsn stencil aperture ratios
subject keywordsn surface mount assembly
subject keywordsn temperature cycling reliability
subject keywordsn test vehicles
subject keywordsn Assembly
subject keywordsn Electric shock
subject keywordsn Passivation
subject keywordsn Semiconductor device reliability
subject keywordsn Temperature measurement
subject keywordsn Vehicles
identifier doi10.1109/ECTC.2014.6897398
journal titlelanarization/CMP Technology (ICPT), 2014 International Conference on
filesize932833
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace