•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Optimizing Krylov Subspace Solvers on Graphics Processing Units

Author:
Anzt, Hartwig
,
Sawyer, William
,
Tomov, Stanimire
,
Luszczek, Piotr
,
Yamazaki, Ichitaro
,
Dongarra, Jack
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/WOCC.2014.6839926
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/1067540
Keyword(s): field programmable gate arrays,n NetFPGA card,n behavioral functionality,n clock resolution,n data link layer,n forwarding packets,n high resolution hardware,n higher layer pass,n network parameters,n packet arrival,n packet capture,n packet capture cards,n protocol functions,n Clocks,n Hardware,n IP networks,n Monitoring,n Payloads,n Radiation detectors,n Software,n hardware speed,n high resolution,n high speed,n packet captur
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Optimizing Krylov Subspace Solvers on Graphics Processing Units

Show full item record

contributor authorAnzt, Hartwig
contributor authorSawyer, William
contributor authorTomov, Stanimire
contributor authorLuszczek, Piotr
contributor authorYamazaki, Ichitaro
contributor authorDongarra, Jack
date accessioned2020-03-12T21:59:21Z
date available2020-03-12T21:59:21Z
date issued2014
identifier other6969483.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/1067540?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleOptimizing Krylov Subspace Solvers on Graphics Processing Units
typeConference Paper
contenttypeMetadata Only
identifier padid8202258
subject keywordsfield programmable gate arrays
subject keywordsn NetFPGA card
subject keywordsn behavioral functionality
subject keywordsn clock resolution
subject keywordsn data link layer
subject keywordsn forwarding packets
subject keywordsn high resolution hardware
subject keywordsn higher layer pass
subject keywordsn network parameters
subject keywordsn packet arrival
subject keywordsn packet capture
subject keywordsn packet capture cards
subject keywordsn protocol functions
subject keywordsn Clocks
subject keywordsn Hardware
subject keywordsn IP networks
subject keywordsn Monitoring
subject keywordsn Payloads
subject keywordsn Radiation detectors
subject keywordsn Software
subject keywordsn hardware speed
subject keywordsn high resolution
subject keywordsn high speed
subject keywordsn packet captur
identifier doi10.1109/WOCC.2014.6839926
journal titlearallel & Distributed Processing Symposium Workshops (IPDPSW), 2014 IEEE International
filesize423183
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace