•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

MBMS Radio Resource Optimization by Tabu Search

Author:
Xu, Qing
,
Mabed, Hakim
,
Lassabe, Frederic
,
Caminada, Alexandre
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/ASYNC.2014.15
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/1065490
Keyword(s): asynchronous circuits,n circuit optimisation,n delay circuits,n logic CAD,n logic gates,n 1-of-n 4-phase quasidelay-insensitive circuit synthesis,n aggressive process variations,n asynchronous gates,n automated optimization techniques,n commercial EDA frameworks,n contemporary silicon technology problems,n innovative design flow,n logic gates,n null convention logic design,n post-mapped design optimizations,n power budgets,n pre-mapped design optim
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    MBMS Radio Resource Optimization by Tabu Search

Show full item record

contributor authorXu, Qing
contributor authorMabed, Hakim
contributor authorLassabe, Frederic
contributor authorCaminada, Alexandre
date accessioned2020-03-12T21:55:49Z
date available2020-03-12T21:55:49Z
date issued2014
identifier other6966050.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/1065490?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleMBMS Radio Resource Optimization by Tabu Search
typeConference Paper
contenttypeMetadata Only
identifier padid8198951
subject keywordsasynchronous circuits
subject keywordsn circuit optimisation
subject keywordsn delay circuits
subject keywordsn logic CAD
subject keywordsn logic gates
subject keywordsn 1-of-n 4-phase quasidelay-insensitive circuit synthesis
subject keywordsn aggressive process variations
subject keywordsn asynchronous gates
subject keywordsn automated optimization techniques
subject keywordsn commercial EDA frameworks
subject keywordsn contemporary silicon technology problems
subject keywordsn innovative design flow
subject keywordsn logic gates
subject keywordsn null convention logic design
subject keywordsn post-mapped design optimizations
subject keywordsn power budgets
subject keywordsn pre-mapped design optim
identifier doi10.1109/ASYNC.2014.15
journal titleehicular Technology Conference (VTC Fall), 2014 IEEE 80th
filesize304186
citations1
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace