A network-inclusive, optimization-based approach to power system flexibility evaluation
Author:
Publisher:
Year
: 2014DOI: 10.1109/VLSI-DAT.2014.6834904
Keyword(s): CMOS digital integrated circuits,n analogue-digital conversion,n capacitors,n digital-analogue conversion,n CMOS standard process,n capacitor array,n capacitors,n energy dissipation reduction,n energy-efficient SAR ADC,n master-slave DAC technique,n master-slave digital to analog converter,n power 28 muW,n signal-to-noise-and-distortion ratio,n size 180 nm,n successive approximation register analog to digital converter,n voltage 1 V,n word length 1
Collections
:
-
Statistics
A network-inclusive, optimization-based approach to power system flexibility evaluation
Show full item record
| contributor author | Van Horn, Kai E. | |
| date accessioned | 2020-03-12T21:55:11Z | |
| date available | 2020-03-12T21:55:11Z | |
| date issued | 2014 | |
| identifier other | 6965382.pdf | |
| identifier uri | http://libsearch.um.ac.ir:80/fum/handle/fum/1065120?locale-attribute=en | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | A network-inclusive, optimization-based approach to power system flexibility evaluation | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8198421 | |
| subject keywords | CMOS digital integrated circuits | |
| subject keywords | n analogue-digital conversion | |
| subject keywords | n capacitors | |
| subject keywords | n digital-analogue conversion | |
| subject keywords | n CMOS standard process | |
| subject keywords | n capacitor array | |
| subject keywords | n capacitors | |
| subject keywords | n energy dissipation reduction | |
| subject keywords | n energy-efficient SAR ADC | |
| subject keywords | n master-slave DAC technique | |
| subject keywords | n master-slave digital to analog converter | |
| subject keywords | n power 28 muW | |
| subject keywords | n signal-to-noise-and-distortion ratio | |
| subject keywords | n size 180 nm | |
| subject keywords | n successive approximation register analog to digital converter | |
| subject keywords | n voltage 1 V | |
| subject keywords | n word length 1 | |
| identifier doi | 10.1109/VLSI-DAT.2014.6834904 | |
| journal title | orth American Power Symposium (NAPS), 2014 | |
| filesize | 176741 | |
| citations | 0 |