Hardware-assisted power estimation for design-stage processors using FPGA emulation
Publisher:
Year
: 2014DOI: 10.1109/PDP.2014.111
Keyword(s): checkpointing,n parallel processing,n power consumption,n HPC systems,n analytical model,n checkpoint-restart,n dominant resilience technique,n energy consumption,n exascale-class systems,n large scale systems,n power consumption,n power measurements,n process replication,n replication-based techniques,n shadow replication,n system power constraints,n system resilience mechanisms,n Checkpointing,n Energy consumption,n Fault tolerance
Collections
:
-
Statistics
Hardware-assisted power estimation for design-stage processors using FPGA emulation
Show full item record
| contributor author | Hesselbarth, Sebastian | |
| contributor author | Baumgart, Tim | |
| contributor author | Blume, Holger | |
| date accessioned | 2020-03-12T21:38:27Z | |
| date available | 2020-03-12T21:38:27Z | |
| date issued | 2014 | |
| identifier other | 6951877.pdf | |
| identifier uri | http://libsearch.um.ac.ir:80/fum/handle/fum/1055388?locale-attribute=en | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | Hardware-assisted power estimation for design-stage processors using FPGA emulation | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8186265 | |
| subject keywords | checkpointing | |
| subject keywords | n parallel processing | |
| subject keywords | n power consumption | |
| subject keywords | n HPC systems | |
| subject keywords | n analytical model | |
| subject keywords | n checkpoint-restart | |
| subject keywords | n dominant resilience technique | |
| subject keywords | n energy consumption | |
| subject keywords | n exascale-class systems | |
| subject keywords | n large scale systems | |
| subject keywords | n power consumption | |
| subject keywords | n power measurements | |
| subject keywords | n process replication | |
| subject keywords | n replication-based techniques | |
| subject keywords | n shadow replication | |
| subject keywords | n system power constraints | |
| subject keywords | n system resilience mechanisms | |
| subject keywords | n Checkpointing | |
| subject keywords | n Energy consumption | |
| subject keywords | n Fault tolerance | |
| identifier doi | 10.1109/PDP.2014.111 | |
| journal title | ower and Timing Modeling, Optimization and Simulation (PATMOS), 2014 24th International Workshop on | |
| filesize | 2155883 | |
| citations | 0 |