Low latency book handling in FPGA for high frequency trading
Author:
Publisher:
Year
: 2014DOI: 10.1109/ICACCI.2014.6968453
Keyword(s): Hardware,Optimization,Quality of service,Switches,Telecommunication network reliability,Data center,Hypervisor,NFV,SDN,VM,cloud computing
Collections
:
-
Statistics
Low latency book handling in FPGA for high frequency trading
Show full item record
| contributor author | Dvorak, Milan , Korenek, Jan | |
| date accessioned | 2020-03-12T20:24:54Z | |
| date available | 2020-03-12T20:24:54Z | |
| date issued | 2014 | |
| identifier other | 6868785.pdf | |
| identifier uri | http://libsearch.um.ac.ir:80/fum/handle/fum/1013676?locale-attribute=en | |
| format | general | |
| language | English | |
| publisher | IEEE | |
| title | Low latency book handling in FPGA for high frequency trading | |
| type | Conference Paper | |
| contenttype | Metadata Only | |
| identifier padid | 8136811 | |
| subject keywords | Hardware | |
| subject keywords | Optimization | |
| subject keywords | Quality of service | |
| subject keywords | Switches | |
| subject keywords | Telecommunication network reliability | |
| subject keywords | Data center | |
| subject keywords | Hypervisor | |
| subject keywords | NFV | |
| subject keywords | SDN | |
| subject keywords | VM | |
| subject keywords | cloud computing | |
| identifier doi | 10.1109/ICACCI.2014.6968453 | |
| journal title | esign and Diagnostics of Electronic Circuits & Systems, 17th International Symposium on | |
| filesize | 107015 | |
| citations | 1 |