Search

نمایش تعداد 1-10 از 13

A systematic approach for design of digit-serial signal processing architectures

نوع: Journal Paper

نویسنده : Parhi, K.K.

سال: 1991

Request PDF

High-speed VLSI architectures for the AES algorithm

نوع: Journal Paper

نویسنده : Xinmiao Zhang,; Parhi, K.K.

سال: 2004

Request PDF

Interleaved successive cancellation polar decoders

نوع: Conference Paper

نویسنده : Chuan Zhang , Parhi, K.K.

ناشر: IEEE

سال: 2014

Architectures for IIR digital filters using stochastic computing

نوع: Conference Paper

نویسنده : Parhi, K.K. , Yin Liu

ناشر: IEEE

سال: 2014

Protecting DSP circuits through obfuscation

نوع: Conference Paper

نویسنده : Yingjie Lao , Parhi, K.K.

ناشر: IEEE

سال: 2014

Architectures for polar BP decoders using folding

نوع: Conference Paper

نویسنده : Bo Yuan , Parhi, K.K.

ناشر: IEEE

سال: 2014

Seizure detection using wavelet decomposition of the prediction error signal from a single channel of intra-cranial EEG

نوع: Conference Paper

نویسنده : Zisheng Zhang; Parhi, K.K.

ناشر: IEEE

سال: 2014

[IEEE Conference Record. Thirty-Fifth Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, USA (2001.11.4-2001.11.7)] Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256) - Low-power 4-2 and 5-2 compressors

نوع: Journal Paper

نویسنده : Prasad, K.; Parhi, K.K.

سال: 2001

Request PDF

A fast VLSI adder architecture

نوع: Journal Paper

نویسنده : Srinivas, H.R.; Parhi, K.K.

سال: 1992

Request PDF

Pulsed-OFDM Modulation for Ultrawideband Communications

نوع: Journal Paper

نویسنده : Saberinia, E.; Tang, J.; Tewfik, A.H.; Parhi, K.K.

سال: 2009

Request PDF

Search

A systematic approach for design of digit-serial signal processing architectures

High-speed VLSI architectures for the AES algorithm

Interleaved successive cancellation polar decoders

Architectures for IIR digital filters using stochastic computing

Protecting DSP circuits through obfuscation

Architectures for polar BP decoders using folding

Seizure detection using wavelet decomposition of the prediction error signal from a single channel of intra-cranial EEG

[IEEE Conference Record. Thirty-Fifth Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, USA (2001.11.4-2001.11.7)] Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256) - Low-power 4-2 and 5-2 compressors

A fast VLSI adder architecture

Pulsed-OFDM Modulation for Ultrawideband Communications

نویسنده

ناشر

سال

کلیدواژه

نوع

زبان

نوع محتوا

عنوان ناشر

Search

Filters

A systematic approach for design of digit-serial signal processing architectures

High-speed VLSI architectures for the AES algorithm

Interleaved successive cancellation polar decoders

Architectures for IIR digital filters using stochastic computing

Protecting DSP circuits through obfuscation

Architectures for polar BP decoders using folding

Seizure detection using wavelet decomposition of the prediction error signal from a single channel of intra-cranial EEG

[IEEE Conference Record. Thirty-Fifth Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, USA (2001.11.4-2001.11.7)] Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256) - Low-power 4-2 and 5-2 compressors

A fast VLSI adder architecture

Pulsed-OFDM Modulation for Ultrawideband Communications