Search
CSV
RISA 1-V Process-Insensitive Current-Scalable Two-Stage Opamp with Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS
سال: 2011
خلاصه:
A pseudo-cascode compensation technique is proposed to enable a process-insensitive and current-scalable design of the classical two-stage opamp at low supply voltages, without requiring any additional power dissipation. Furthermore, a bulk...
PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning
ناشر: IEEE
سال: 2014