Search
Now showing items 1-4 of 4
Performance analysis of power optimal PLL design using five-stage CS-VCO in 180nm
Publisher: IEEE
Year: 2014
A sensitivity driven 10T SRAM cell to mitigate process variation via selective back-gate biasing
Publisher: IEEE
Year: 2014
Energy scalable approximate DCT architecture trading quality via boundary error-resiliency
Publisher: IEEE
Year: 2014