Search
Now showing items 1-5 of 5
Shortest path reduction in a class of uniform fault tolerant networks
Publisher: IEEE
Year: 2014
Layout-Based Refined NPSF Model for DRAM Characterization and Testing
Publisher: IEEE
Year: 2014
Region Disjoint Paths in a Class of Optimal Line Graph Networks
Publisher: IEEE
Year: 2014
Direct probing on large-array fine-pitch micro-bumps of a wide-I/O logic-memory interface
Publisher: IEEE
Year: 2014
Comparison of Reaction-Diffusion and Atomistic Trap-Based BTI Models for Logic Gates
Publisher: IEEE
Year: 2014