Search
Now showing items 1-8 of 8
STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique
Year: 2017
Abstract:
technique is proposed to terminate the write operation immediately after switching takes place in
the magnetic tunneling junction (MTJ). As a result, both the write time and write energy consumption of 1T-1MTJ bitcells improves. Moreover, the proposed...
Energy-Delay Optimization of the STT MRAM Write Operation Under Process Variations
Publisher: IEEE
Year: 2014
PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method
Publisher: IEEE
Year: 2014
Coding Last Level STT-RAM Cache for High Endurance and Low Power
Publisher: IEEE
Year: 2014
AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture
Publisher: IEEE
Year: 2014
Sonar based mapping using PHD filter
Publisher: IEEE
Year: 2014
Low power reactive feedback CMOS Low Noise Amplifier
Publisher: IEEE
Year: 2014
Analysing traffic condition based on IoT technique
Publisher: IEEE
Year: 2014