Search
Now showing items 1-2 of 2
A Fine-Grained Clock Buffer Polarity Assignment for High-Speed and Low-Power Digital Systems
Publisher: IEEE
Year: 2014
Introduction to design considerations of DRAM memory controllers
Publisher: IEEE
Year: 2014