Search

Now showing items 1-9 of 9

Digital Background Calibration of Capacitor Mismatch Errors in Pipelined ADCs

Type: Journal Paper

Author : محمد طاهرزاده ثانی; Anas A. Hamoui; Mohammad Taherzadeh-Sani

Year: 2006

Abstract:

A digital background calibration technique is proposed to correct for the linearity error due to capacitor mismatches in pipelined analog-to-digital converters (ADCs). During the normal ADC operation, it randomly swaps the feedback capacitor...

Equalization-Based Digital Background Calibration Technique for Pipelined ADCs

Type: Journal Paper

Author : Zeinali, Behnam; Moosazadeh, Tohid; Yavari, Mohammad; Rodriguez-Vazquez, Angel

Publisher: IEEE

Year: 2014

International steering committees

Type: Conference Paper

Publisher: IEEE

Year: 2014

Development of Self-Calibrating A/D Converters

Type: Journal Paper

Author : Lee, Hae-Seung

Publisher: IEEE

Year: 2014

The impact of three-dimensional morphological changes and local properties induced by plasma treatment on polyimide films at the interface with some electronic components

Type: Conference Paper

Author : Stoica, Iuliana; Barzic, Andreea Irina; Hulubei, Camelia; Timpu, Daniel; Stoica, Iuliana; Vasilescu, Dan Sorin

Publisher: IEEE

Year: 2014

A 15-MHz Bandwidth 1-0 MASH <formula formulatype="inline"> <img src="/images/tex/271.gif" alt="\\Sigma \\Delta "> </formula> ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR

Type: Journal Paper

Author : Seung-chul Lee; Yun Chiu

Publisher: IEEE

Year: 2014

The influence of frequency of AC component on space charge behaviours in polyethylene under combined AC and DC electric fields

Type: Conference Paper

Author : Zhou, C.; Chen, G.

Publisher: IEEE

Year: 2014

Optimal Bayesian classification in nonstationary streaming environments

Type: Conference Paper

Author : Khan, J. , Bouaynaya, N. , Polikar, R.

Publisher: IEEE

Year: 2014

A 0.5-V, 1.47- <inline-formula> <img src="/images/tex/16738.gif" alt="\\mu\\hbox {W}"> </inline-formula> 40-kS/s 13-bit SAR ADC With Capacitor Error Compensation

Type: Journal Paper

Author : Hyunsoo Ha; Seon-Kyoo Lee; Byungsub Kim; Hong-June Park; Jae-Yoon Sim

Publisher: IEEE

Year: 2014

Search

Digital Background Calibration of Capacitor Mismatch Errors in Pipelined ADCs

Equalization-Based Digital Background Calibration Technique for Pipelined ADCs

International steering committees

Development of Self-Calibrating A/D Converters

The impact of three-dimensional morphological changes and local properties induced by plasma treatment on polyimide films at the interface with some electronic components

A 15-MHz Bandwidth 1-0 MASH <formula formulatype="inline"> <img src="/images/tex/271.gif" alt="\\Sigma \\Delta "> </formula> ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR

The influence of frequency of AC component on space charge behaviours in polyethylene under combined AC and DC electric fields

Optimal Bayesian classification in nonstationary streaming environments

A 0.5-V, 1.47- <inline-formula> <img src="/images/tex/16738.gif" alt="\\mu\\hbox {W}"> </inline-formula> 40-kS/s 13-bit SAR ADC With Capacitor Error Compensation

Author

Publisher

Year

Keywords

Type

Language (ISO)

Content Type

Publication Title

Search

Filters

Digital Background Calibration of Capacitor Mismatch Errors in Pipelined ADCs

Equalization-Based Digital Background Calibration Technique for Pipelined ADCs

International steering committees

Development of Self-Calibrating A/D Converters

The impact of three-dimensional morphological changes and local properties induced by plasma treatment on polyimide films at the interface with some electronic components

A 15-MHz Bandwidth 1-0 MASH <formula formulatype="inline"> <img src="/images/tex/271.gif" alt="\\Sigma \\Delta "> </formula> ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR

The influence of frequency of AC component on space charge behaviours in polyethylene under combined AC and DC electric fields

Optimal Bayesian classification in nonstationary streaming environments

A 0.5-V, 1.47- <inline-formula> <img src="/images/tex/16738.gif" alt="\\mu\\hbox {W}"> </inline-formula> 40-kS/s 13-bit SAR ADC With Capacitor Error Compensation