Search
Now showing items 1-2 of 2
Parasitic Back-Gate Effect in 3-D Fully Depleted Silicon on Insulator Integrated Circuits
Publisher: IEEE
Year: 2014
Fabrication and Testing of a TSV-Enabled Si Interposer With Cu- and Polymer-Based Multilevel Metallization
Publisher: IEEE
Year: 2014