•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Energizing students' earth science literacy

Author:
Brey, James A.
,
Geer, Ira W.
,
Mills, Elizabeth W.
,
Nugnes, Kira A.
Publisher:
IEEE
Year
: 2014
DOI: 10.1145/2593069.2593197
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/1078893
Keyword(s): DRAM chips,n SRAM chips,n cache storage,n DRAM row buffer mapping policy,n SRAM/DRAM cache hierarchy,n average harmonic mean instruction,n high speed cores,n high tag lookup latency,n multi-core chip,n private L1 SRAM caches,n private L2 SRAM caches,n shared L3 SRAM cache,n shared L4 DRAM cache,n tag-cache architecture,n tag-cache insertion policy,n widening latency gap,n Arrays,n Monitoring,n Multicore processing,n Organizations,n Prog
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    Energizing students' earth science literacy

Show full item record

contributor authorBrey, James A.
contributor authorGeer, Ira W.
contributor authorMills, Elizabeth W.
contributor authorNugnes, Kira A.
date accessioned2020-03-12T22:19:10Z
date available2020-03-12T22:19:10Z
date issued2014
identifier other7003014.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/1078893
formatgeneral
languageEnglish
publisherIEEE
titleEnergizing students' earth science literacy
typeConference Paper
contenttypeMetadata Only
identifier padid8215211
subject keywordsDRAM chips
subject keywordsn SRAM chips
subject keywordsn cache storage
subject keywordsn DRAM row buffer mapping policy
subject keywordsn SRAM/DRAM cache hierarchy
subject keywordsn average harmonic mean instruction
subject keywordsn high speed cores
subject keywordsn high tag lookup latency
subject keywordsn multi-core chip
subject keywordsn private L1 SRAM caches
subject keywordsn private L2 SRAM caches
subject keywordsn shared L3 SRAM cache
subject keywordsn shared L4 DRAM cache
subject keywordsn tag-cache architecture
subject keywordsn tag-cache insertion policy
subject keywordsn widening latency gap
subject keywordsn Arrays
subject keywordsn Monitoring
subject keywordsn Multicore processing
subject keywordsn Organizations
subject keywordsn Prog
identifier doi10.1145/2593069.2593197
journal titleceans - St. John's, 2014
filesize1139870
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace