•  English
    • Persian
    • English
  •   Login
  • Ferdowsi University of Mashhad
  • |
  • Information Center and Central Library
    • Persian
    • English
  • Home
  • Source Types
    • Journal Paper
    • Ebook
    • Conference Paper
    • Standard
    • Protocol
    • Thesis
  • Use Help
View Item 
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  •   FUM Digital Library
  • Fum
  • Articles
  • Latin Articles
  • View Item
  • All Fields
  • Title
  • Author
  • Year
  • Publisher
  • Subject
  • Publication Title
  • ISSN
  • DOI
  • ISBN
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

High speed integer multiplier designs for reconfigurable systems

Author:
Anjana, S.
,
Pradeep, C.
Publisher:
IEEE
Year
: 2014
DOI: 10.1109/ASAP.2014.6868652
URI: http://libsearch.um.ac.ir:80/fum/handle/fum/1071433
Keyword(s): data flow graphs,n reconfigurable architectures,n scheduling,n CGRA,n application mapping,n automated synthesis flow,n backward simultaneous scheduling-binding,n backward traversal,n coarse grained reconfigurable architecture,n compilation,n digital signal domain,n dynamic graph transformations,n formal model,n image processing domain,n Dynamic scheduling,n Reconfigurable architectures,n Registers,n Routing,n Space exploration,n Binding
Collections :
  • Latin Articles
  • Show Full MetaData Hide Full MetaData
  • Statistics

    High speed integer multiplier designs for reconfigurable systems

Show full item record

contributor authorAnjana, S.
contributor authorPradeep, C.
date accessioned2020-03-12T22:06:05Z
date available2020-03-12T22:06:05Z
date issued2014
identifier other6992993.pdf
identifier urihttp://libsearch.um.ac.ir:80/fum/handle/fum/1071433?locale-attribute=en
formatgeneral
languageEnglish
publisherIEEE
titleHigh speed integer multiplier designs for reconfigurable systems
typeConference Paper
contenttypeMetadata Only
identifier padid8207505
subject keywordsdata flow graphs
subject keywordsn reconfigurable architectures
subject keywordsn scheduling
subject keywordsn CGRA
subject keywordsn application mapping
subject keywordsn automated synthesis flow
subject keywordsn backward simultaneous scheduling-binding
subject keywordsn backward traversal
subject keywordsn coarse grained reconfigurable architecture
subject keywordsn compilation
subject keywordsn digital signal domain
subject keywordsn dynamic graph transformations
subject keywordsn formal model
subject keywordsn image processing domain
subject keywordsn Dynamic scheduling
subject keywordsn Reconfigurable architectures
subject keywordsn Registers
subject keywordsn Routing
subject keywordsn Space exploration
subject keywordsn Binding
identifier doi10.1109/ASAP.2014.6868652
journal titleontrol, Instrumentation, Communication and Computational Technologies (ICCICCT), 2014 International
filesize806581
citations0
  • About Us
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
DSpace software copyright © 2019-2022  DuraSpace